Room temperature operation of a spin exclusive or (XOR) gate was demonstrated in lateral spin valve devices with nondegenerate silicon (Si) channels. The spin XOR gate is a fundamental part of the magnetic logic gate (MLG) that enables reconfigurable and nonvolatile NAND or OR operation in one device. The device for the spin XOR gate consists of three iron (Fe)/cobalt (Co)/magnesium oxide (MgO) electrodes, i.e., two input and one output electrodes. Spins are injected into the Si channel from the input electrodes whose spin angular momentum corresponds to the binary input 1 or 0. The spin drift effect is controlled by a lateral electric field in the Si channel to adjust the spin accumulation voltages under two different parallel configurations, corresponding to (1, 1) and (0, 0), so that they exhibit the same value. As a result, the spin accumulation voltage detected by the output electrode exhibits three different voltages, represented by an XOR gate. The one-dimensional spin drift-diffusion model clearly explains the obtained XOR behavior. Charge current detection of the spin XOR gate is also demonstrated. The detected charge current has a maximum of 0.94 nA, the highest value in spin XOR gates reported thus far.
I. INTRODUCTION
Logic gates using electron spins are expected to realize beyond complementary metaloxide-semiconductor (CMOS) architectures, which exhibit superior switching energy and high logic density compared to the traditional CMOS architecture. Furthermore, they also provide the ability to integrate logic with nonvolatile storage in ferromagnetic memory. Whereas a variety of proposals for logic operation based on spin-dependent phenomena have been presented [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] , we focus on the semiconductor-based universal magnetologic gate (MLG) proposed by Dery et al. [11] where the operand of logic operation is the magnetization direction. The MLG consists of five elongated ferromagnetic (FM) electrodes with parallel easy magnetization axes lined up on one semiconductor channel ( Fig. 1(a) ). The two collinear easy axes, +y and -y, are defined as the binary states "1" and "0", respectively. The two outmost FM electrodes (FM-A and FM-A') are input terminals, the center electrode (FM-M) is the output terminal, and the other electrodes (FM-B and FM-B') are configuration terminals that define the gate operation (e.g., NAND or OR). The MLG operates as a NAND (OR) gate when the magnetizations of FM-B and FM-B' are both 1 (0).
By applying charge currents between FM-A (FM-A') and FM-B (FM-B'), spin accumulation is generated in the semiconductor channel, whose amplitude beneath the FM-M contact is represented by OR(XOR(A, B), XOR(A', B')). The output signal detected by FM-M is a spin-
dependent voltage or a spin-dependent charge current. Any binary logic operation can be realized by using a finite number of MLGs. Furthermore, the ability to reconfigurable logic gates at a clock frequency provides flexibility in logic circuit design, which enables a decrease in the number of gates and the time delay. A Boolean expression corresponds to an MLG consisting of two exclusive or (XOR) gates. Therefore, logic operation of one XOR gate using three ferromagnetic electrodes, i.e., FM-A, FM-B and FM-M, is a fundamental technique to realize MLG operation. XOR gate operation has been demonstrated in graphene-based lateral spin devices at room temperature [15] . However, no implementation of XOR operation in a nondegenerate semiconductor, such as silicon (Si), has been demonstrated. Graphene is an atomically thin material, and its physical properties, such as conductivity and carrier types, are strongly affected by adsorbents; i.e., graphene is not tolerant to contamination [16] [17] [18] . Meanwhile, Si is quite stable and robust to the surrounding environment in terms of its physical properties. Furthermore, a gate function using a metal-oxidesemiconductor (MOS) structure for modulation of the electron conductivity has been established in Si, which is indispensable for the operation of an MLG with low power consumption. In a practical MLG logic circuit, a clock for simultaneous operation of all MLGs can be constructed in two ways: magnetization rotation of FM-M or gate modulation of the channel conductivity. From the point of view of the energy consumption and magnetic stability of the other ferromagnetic electrodes, the latter method is desired. The energy consumption for constructing one clock in the latter way is estimated to be at least 10 times smaller than that in the former way [19, 20] . For Sibased devices, efficient modulation of the conductivity of more than six orders of magnitude has already been established in lateral spin devices, and significant modulations of the electron conductivity and spin accumulation voltage have been demonstrated [21, 22] . Modulation of the spin transport length using an electric field, well known as the "spin drift effect", has also been demonstrated both in degenerate and nondegenerate Si spin devices, which is a key technique for XOR operation [22] [23] [24] [25] [26] . Furthermore, long-range spin transport due to the low spin scattering probability in the Si channel [27] [28] [29] and highly spin polarized spin injection using Fe/MgO epitaxial layers [30] have also been reported, which are general requirements for highly efficient logic operation using a spin current.
In this study, room temperature operation of an XOR gate was demonstrated using Fe/MgO/Si multiterminal lateral spin devices. By adjusting the charge current in the nondegenerate Si channel, which can control the spin drift effect, clear XOR signals are obtained for several devices. In addition, detection of a spin-dependent charge current, i.e., a charge current controlled by the XOR gate, is also demonstrated, which is key for operation of multiple MLGs using a thyristor latch. Furthermore, back-gate modulation of the XOR gate operation is also realized, which is useful for operation of multiple XOR gates.
II. DEVICE FABRICATION AND NONLOCAL FOUR-TERMINAL MEASUREMENTS
Silicon-on-insulator substrates, consisting of 100-nm-thick Si(100) layer/200-nm-thick buried SiO2 layer/625-m-thick Si(100) substrate, were employed for fabrication of nondegenerate Si-based multiterminal lateral spin valves (LSVs) for XOR operation. Phosphorus (P) was ion respectively. The center-to-center distances between adjacent electrodes (dAB and dBM) were dAB = 3.0m and dBM = 1.5m for device A and B and dAB = 21m and dBM = 1.5m for device C. All measurements were carried out at 300 K using a direct charge current (dc) technique with a commercial DC source meter and a digital multimeter.
First, we implemented nonlocal four-terminal magnetoresistance (NL-MR) measurements to investigate the spin transport parameters of fabricated devices, in which a magnetic field was applied along the ±y direction to control the magnetization configuration. Fig. 1(c) - ( ± 0.30 m by using the following fitting function:
Successful fitting also indicates negligible spin absorption by FM-B. Hanle effect measurements were also implemented between FM-A and FM-B, in which a magnetic field was applied along the ± z direction. Clear dip and peak features are observed under the parallel and antiparallel configurations, respectively, as shown in Fig. 1 (g), indicating successful spin manipulation by the magnetic field. In the analysis, we calculated the difference in the nonlocal voltage between the antiparallel and parallel configurations as shown in Fig. 1 (h) and used the following fitting function [34] [35] [36] [37] :
where VNL_AP (VNL_AP) is the nonlocal voltage under the antiparallel (parallel) configuration, Bz is the magnetic flux density along the z direction, P is the spin polarization, A is the cross-sectional area of the channel, = B /ℏ is the Larmor frequency, g is the g-factor for the electrons (g = 2 in this study), B is the Bohr magneton, and is the Dirac constant. From the analysis, the spin diffusion length of the Si channel was estimated to be 1.41± 0.16 m, which is consistent with the results in Fig. 1 (f) and those of previous studies [28] .
III. XOR OPERATION
In the XOR operation, a DC charge current was applied from FM-A to FM-B, and the spin accumulation voltage was measured by FM-M with reference to NM2. The electrochemical potential  of up and down spins in the nondegenerate Si channel calculated by the onedimensional spin drift-diffusion model is shown in Fig. 2(a) and (b), where the potential drop due to the electric field was eliminated for convenience of discussion [26] . represents ternary values at I = 200 A. Fig. 2(c) shows the current dependence of at x = 4.5 m. ↑↓ (↓↑) monotonically increases (decreases) with increasing charge current. In contrast, ↓↓ (↑↑) first increases (decreases), then decreases (increases) to 0 meV at a specific current I0 and finally changes its polarity and decreases (increases). We also demonstrated XOR operation with long dAB (Fig. 3(c) ). A clear XOR-operated signal was obtained at I = I0 = 0.6 mA. Since dAB is 21 m for device C, a large I0 (0.6 mA) was obtained due to a further spin drift effect that shifted the xcon point to x = 21 m. The long-distance XOR operation enables the addition of several ferromagnetic electrodes between FM-A and FM-B to realize a high degree of design freedom. Because of the negligible spin absorption by the ferromagnetic electrode, we can freely add additional spin injectors. Spin logic gates other than the MLG, such as a majority circuit, can be realized using multiple ferromagnetic electrodes. The charge current dependences of V↑↑, V↓↓, V↓↑ and V↑↓ are summarized in Fig. 4 for devices B and C, where (V↓↑ + V↑↓)/2 was subtracted as a background voltage. The behaviors qualitatively correspond to the theoretical behavior shown in Fig. 2(c) .
IV. CHARGE CURRENT DETECTION OF THE XOR GATE
In the MLG operation, a spin-dependent charge current is expected as an output signal to operate the next MLG via a thyristor. Therefore, detection of the XOR-operated charge current, IXOR, was also carried out. The current-voltage configuration is shown in Fig. 5(a) . signals as a function of RXOR is summarized in Fig. 5(e) . We used the following fitting function:
where Rdevice is the two terminal resistance between FM-M and NM2. The fitting curve nicely reproduces the experimental data. V↓↑ − V↑↓ and Rdevice are estimated to be 14 ± 5 V and 16 ± 6
k. The value of Rdevice is consistent with the resistance at zero bias in the previous studies [26] .
Because of the considerable parasitic resistance, the maximum IXOR is expected to be ca. 1 nA, less than the shot noise level in the operation at 1 GHz [11] . However, a 10~100-fold larger IXOR is possible by reducing the parasitic resistance and the gap distances dAB and dBM.
V. OPERATION OF A GATE-TUNABLE XOR LOGIC GATE
In section III, we reported scattered I0 probably due to the scattered spin polarization and/or Si despite the same device geometries. In this section, we demonstrate gate modulation of the XOR operation to control the I0 condition. A back gate, VG, was applied to control Si and the spin drift effect. The VG dependence of Si is displayed in Fig. 6(a) . Si was modulated by more than ten times by application of ±30 V (electric field, EG = ±150 MV/m). VG-dependent VXOR-By curves at I = 0.3 mA for device B are shown in Fig. 6(b)-(d) . A small linear background, expressed as = × , was subtracted from the raw data to clarify the difference between V↓↓ and V↑↑.
Note that such a treatment does not affect subsequent discussions because the same linear background was subtracted from the data of the up and down sweeps. At VG = 0 V, although a clear signal was detected, V↓↓ is slightly larger than V↑↑ due to a slight deviation from the I0 condition.
At VG = -15 V, the voltage difference between V↓↓ and V↑↑ was successfully decreased. In contrast, upon application of VG = +15 V, the difference became pronounced. The voltage difference between V↓↓ and V↑↑ as a function of VG is shown in Fig. 6(e) , where V↓↓ and V↑↑ were calculated by averaging the data between -5 mT and +5 mT. The voltage difference was systematically modulated by VG, indicating successful demonstration of gate modulation of the XOR gate.
Hereafter, we discuss the advantages of the gate modulation of the XOR gate. In practical spin current logic gates such as MLGs, many devices should be combined. For reliable operation, I0 should be designed with the same value. However, I0 is scattered because of the immaturity of device fabrication technology, as discussed in section III. Even for the mature Si CMOS technology, this problem becomes pronounced because of the dispersion of the number of dopant atoms, which impedes further progress in Moore's law. In contrast, in our spin current device, the threshold condition can be controlled after fabrication by using a gate function, which is a great advantage over the conventional CMOS device. If a floating gate is fabricated on the Si channel, then such an adjustment is easily realized with nonvolatility. Such a threshold modulation can be useful similar to the body effect in a conventional MOS field-effect transistor. In induced magnetization switching is desired [38] [39] [40] [41] . Demonstration of a spin logic gate by using the magnetic proximity effect instead of the conventional electrical spin injection through ferromagnetic metals is also worthy of study. Several studies have reported that the sign and magnitude of the spin polarization in the magnetically proximitized layer can be controlled by the gate function [42] [43] [44] [45] . Such a sign reversal of the spin polarization can be useful for ultrafast switching of the logic configuration in an MLG at a clock frequency. 
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